Efficient Edge AI Chips with Reconfigurable Accelerators
Échec de l'ajout au panier.
Veuillez réessayer plus tard
Échec de l'ajout à la liste d'envies.
Veuillez réessayer plus tard
Échec de la suppression de la liste d’envies.
Veuillez réessayer plus tard
Échec du suivi du balado
Ne plus suivre le balado a échoué
Efficient Edge AI Chips with Reconfigurable Accelerators
-
Narrateur(s):
-
Auteur(s):
À propos de cet audio
By Nikolay Nez.
DNA IP and MERA are a potent combination, reducing the hardware-specific knowledge OEMs would otherwise need to power AI applications efficiently.
Much of the AI inference conversation focuses on delivering as many operations as quickly as possible. Massive GPU-based implementations can find homes in data centers with practically unlimited power and cooling. However, add some embedded system constraints found outside the data center.
Read the full blog here
Pas encore de commentaire